



■ PIN CONFIGURATION



■ BLOCK DIAGRAM



■ **ABSOLUTE MAXIMUM RATINGS** ($T_A = 25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{SS}	15	V
Peak Output Current	$I_{O(\text{peak})}$	1.5	A
Junction Temperature	T_J	150	$^\circ\text{C}$
Operating Temperature	T_{OPR}	-20 ~ +85	$^\circ\text{C}$
Storage Temperature	T_{STG}	-40 ~ +150	$^\circ\text{C}$

Note: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The device is guaranteed to meet performance specification within $0^\circ\text{C} \sim 70^\circ\text{C}$ operating temperature range and assured by design from $-20^\circ\text{C} \sim 85^\circ\text{C}$.

■ **THERMAL CHARACTERISTICS**

PARAMETER	SYMBOL	RATINGS	UNIT
Thermal Resistance Junction to ambient	θ_{JA}	60	$^\circ\text{C}/\text{W}$
Thermal Resistance Junction to case	θ_{JC}	15	$^\circ\text{C}/\text{W}$

■ **ELECTRICAL CHARACTERISTICS** ($T_A = 25^\circ\text{C}$, $V_{CC}=9\text{V}$, Stereo, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Supply Voltage	V_{SS}		3		12	V		
Quiescent Current	I_Q			40	50	mA		
Quiescent Output Voltage	V_{OUT}			4.5		V		
Voltage Gain	G_V	Stereo	43	45	47	dB		
		Bridge	49	51	53			
Voltage Gain Difference	ΔG_V				+1	dB		
Input Impedance	R_{IN}			30		$\text{k}\Omega$		
Output Power	P_{OUT}	f=1kHz, THD=10%, $V_{CC}=9\text{V}$ Stereo per channel	$R_L=4\Omega$	1.7	2.3		W	
			$R_L=8\Omega$		1.3			
		$V_{CC}=6\text{V}$	$R_L=4\Omega$	0.7	1			
			$R_L=8\Omega$		0.6			
		$V_{CC}=3\text{V}$			0.1			
		Bridge, $V_{CC}=9\text{V}$	$R_L=4\Omega$			4.7		
			$R_L=8\Omega$			2.8		
Total Harmonic Distortion	THD	Stereo Bridge	$V_{CC}=9\text{V}$, $R_L=4\Omega$, f=1kHz, $P_{OUT}=250\text{mW}$		0.3	1.5	%	
						0.5		
Supply Voltage Rejection	SVR	$R_G=0$, $A_V=45\text{Db}$, $V_{RIPPLE}=150\text{mV}$ $F_{RIPPLE}=100\text{Hz}$	40	46		dB		
Input Noise Voltage	V_n	$A_V=200$, Bandwidth: 20Hz ~ 20kHz	$R_G=0$		1.5	3	μV	
			$R_G=10\text{k}\Omega$		3	6		
Cross-Talk	C.T.	$R_G=10\text{k}\Omega$, f=1kHz, $R_L=4\Omega$, $P_{OUT}=1\text{W}$	40	55		dB		

■ APPLICATION INFORMATION

Input Capacitor

Input capacitor is PNP type allowing source to be referenced to ground. In this way no input coupling capacitor is required. However, a series capacitor (0.22 uF) to the input side can be useful in case of noise due to variable resistor contact.

Bootstrap

The bootstrap connection allows to increase the output swing. The suggested value for the bootstrap capacitors (100uF) avoids a reduction of the output signal also at low frequencies and low supply voltages.

Voltage Gain Adjust

STEREO MODE (Figure 1)

The voltage gain is determined by on-chip resistors R1 and R2 together with the external RfC1 series connected between pin 6 (11) and ground. The frequency response is given approximated by:

$$\frac{V_{OUT}}{V_{IN}} = \frac{R_1}{R_f + R_2 + \frac{1}{JWC_1}}$$

With $R_f=0$, $C_1=100\mu\text{F}$, the gain results 46 dB with pole at $f=32$ Hz.

THE purpose of R_f is to reduce the gain. It is recommended to not reduce it under 36 dB.




Figure 1

BRIDGE MODE (Figure 2)

The bridge configuration is realized very easily thanks to an internal voltage divider which provides (at pin 1) the CH 1 output signal after reduction. It is enough to connect pin 6 (inverting input of CH 2) with a capacitor to pin 1 and to connect to ground the pin 7.

The total gain of the bridge is given by:

$$\frac{V_{OUT}}{V_{IN}} = \frac{R_1}{R_f + R_2 + \frac{1}{JWC_1}} \left(1 + \frac{R_3}{R_4} \frac{R_1}{R_2 + R_4 + \frac{1}{JWC_1}} \right)$$

and with the suggested values ($C_1 = C_2 = 100 \mu\text{F}$, $R_f = 0$) means: $G_v = 52$ dB with first pole at $f = 32$ Hz




Figure 2

Output Capacitors

The low cut off frequency due to output capacitor depending on the load is given by:

$$F_L = \frac{1}{2 \pi C_{OUT} \times R_L}$$

with C_{OUT} 470uF and $R_L = 4$ ohm it means $F_L = 80$ Hz.

Pop Noise (Figure 3)

Most amplifiers similar to UTC **TEA2025** need external resistors between DC outputs and ground in order to optimize the pop on/off performance and crossover distortion.




Figure 3

The UTC **TEA2025** solution allows to save components because of such resistors (800 ohm) are included into the chip.

Stability

A good layout is recommended in order to avoid oscillations. Generally the designer must pay attention on the following points:

- Short wires of components and short connections.
- No ground loops.
- Bypass of supply voltage with capacitors as nearest as possible to the supply I. C. pin. The low value (poliester) capacitors must have good temperature and frequency characteristics.
- No sockets.

The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all that happens is that P_O (and therefore P_{tot}) and I_d are reduced.

■ TYPICAL APPLICATION CIRCUIT




Fig. 4 Bridge Application









Fig. 5 Stereo Application

■ SCHEMATIC DIAGRAM



■ TYPICAL CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.